

Brought to you by  DOULOS (<http://www.doulos.com>)

Doulos does not endorse training material from other suppliers on EDA Playground.

► Languages & Libraries

► Tools & Simulators ⓘ (<http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators>)

▼ Examples

using EDA Playground (/playgrounds?searchString=EDAPEX&language=&simulator=&methodologies=&curated=true)
 VHDL (/playgrounds?searchString=&language=VHDL&simulator=&methodologies=&curated=true)
 Verilog/SystemVerilog (/playgrounds?
 searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&curated=true)
 UVM (/playgrounds?searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=UVM&curated=true)
 EasierUVM (/playgrounds?
 searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&easierUVM=true&curated=true)
 SVAUnit (/playgrounds?searchString=&language=&simulator=&methodologies=&libraries=SVAUnit&curated=true)
 SVUnit (/playgrounds?searchString=&language=&simulator=&methodologies=&libraries=SVUnit&curated=true)
 VUnit (Verilog/SV) (/playgrounds?searchString=&language=&simulator=&methodologies=&vunit=true&curated=true)
 VUnit (VHDL) (/playgrounds?searchString=&language=VHDL&simulator=&methodologies=&vunitVhdl=true&curated=true)
 TL-Verilog (/playgrounds?searchString=&language=&simulator=&methodologies=&svx=true&curated=true)
 e + Verilog (/playgrounds?
 searchString=&language=Specman+e+%2B+SV%2FVerilog&simulator=&methodologies=&curated=true)
 Python + Verilog (/playgrounds?
 searchString=&language=Python+%2B+SV%2FVerilog&simulator=&methodologies=&curated=true) Python + VHDL
 (/playgrounds?searchString=&language=Python+%2B+SV%2FVHDL&simulator=&methodologies=&curated=true)
 Python Only (/playgrounds?searchString=&language=Python+2.7+only&simulator=&methodologies=&curated=true)
 C++/SystemC (/playgrounds?searchString=&language=C%2B%2B+only&simulator=&methodologies=&curated=true)

234

testbench.sv



```

1 // Code your testbench here
2 // or browse Examples
3 module testbench;
4
5 reg A, B;
6 wire Y;
7
8 // Instantiate the design
9 and_gate uut (
10     .A(A),
11     .B(B),
12     .Y(Y)
13 );
14
15 initial begin
16
17     $dumpfile("dump.vcd");
18     $dumpvars(0, testbench);
19

```

```
20    $display("A B | Y");
21    $monitor("%b %b | %b", A, B, Y);
22
23    A = 0; B = 0;
24    #10;
25
26    A = 0; B = 1;
27    #10;
28
29    A = 1; B = 0;
30    #10;
31
32    A = 1; B = 1;
33    #10;
34
```

design.sv



```
1 // Code your design here
2 module and_gate(
3     input A,
4     input B,
5     output Y
6 );
7
8 assign Y = A & B;
9
10 endmodule
```

Log

Share